



TBL									
		DC CONTROL SIGNAL IN1, IN2							
D5	D4	0,0	0, 1	1,0	1,1				
1	1	00(0)	01(1)	10(2)	11(3)				
1	0	00(0)	01(1)	01(1)	10(2)				
0	1	00(0)	00(0)	01(1)	01(1)				
0	0	00(0)	00(0)	00(0)	00(0)				

FIG. 4




F I G. 5





TBL									
		DC CONTROL SIGNAL IN1, IN2							
D5	D4	0,0	0,1	1,0	1, 1				
1	1	000(0)	001(1)	010(2)	100(4)				
1	0	000(0)	001(1)	001(1)	011(3)				
0	1	000(0)	000(0)	001(1)	010(2)				
0	0	000(0)	000(0)	000(0)	000(0)				

F I G. 7



F I G. 8










FIG. 11















FIG. 14

















FIG. 20




ANALOG INPUT SIGNAL Vin



F I G. 22





INDEF. T10 T11 0P. AMP AZ/ SMP H OFF I NDEF. 0P. 8 AMP AMP AZ/ SMP <u>1</u> SMP | D9≪D6 OUTPUT AZ/ SMP <u>Р</u>. I NDEF. 0P. <u>8</u> AMP AZ/ SMP OFF. OFF 8 AMP 0P. AZ/ SMP 17 AZ/ SMP I NDEF. 0P. AMP **1**6 AZ/ SMP 0P. AMP **T**2 AZ/ Simp AZ/ SMP **9FF** OFF I NDEF. 0 8 AMP 0P. T4 AZ/ SMP AMP 0P. D9~D6 OUTPUT AZ/ SMP AZ/ SMP INDEF. AMP 0P. AZ/ SMP 12 OFF. OFF 0 8 OP. AMP AZ/ SMP AZ/ SMP OPERATION AMPLIFIER 11 OPERATION AMPLIFIER 50 EXTERNAL INPUT SIGNAL (CDSa) SUB-A/D CONVERTER 9a SUB-D/A CONVERTER 10 SWITCH SW11 SWITCH SW12 SWITCH SW71

9P.

AZ/ SMP

AMP

D2~D0 OUTPUT


D2~D0 OUTPUT

D5~D3 OUTPUT

*OP. = OPERATION *INDEF. = INDEFINITE

D5~D30UTPUT

F1G. 24










FIG. 27





ANALOG INPUT SIGNAL Vin


















ANALOG INPUT SIGNAL Vin



ANALOG INPUT SIGNAL Vin




FIG. 36 PRIOR ART




FIG. 37 PRIOR ART




FIG. 38 PRIOR ART





FIG. 39 PRIOR ART






FIG. 41 PRIOR ART




FIG. 42 PRIOR ART

